

Design of High Speed Kogge-Stone Based Carry Select Adder

Pakkiraiah Chakali, Madhu Kumar Patnala

Abstract– In this paper, we propose a high speed Carry Select Adder by replacing Ripple Carry Adders with parallel prefix adders. Adders are the basic building blocks in digital integrated circuit based designs. Ripple Carry Adders (RCA) are usually preferred for addition of two multi-bit numbers as these RCAs offer fast design time among all types of adders. However RCAs are slowest adders as every full adder must wait till the carry is generated from previous full adder. On the other hand, Carry Look Ahead (CLA) adders are faster adders, but they required more area. The Carry Select Adder is a compromise on between the RCA and CLA in term of area and delay. CSLA is designed by using dual RCA: due to this arrangement the area and delay are still concerned factors. It is clear that there is a scope for reducing delay in such an arrangement. In this research, we have implemented CSLA with prefix adders. Prefix adders are tree structure based and are preferred to speed up the binary additions. This work estimates the performance of proposed design in terms of Logic and route delay. The experimental results show that the performance of CSLA with parallel prefix adder is faster and area efficient compared to conventional modified CSLA.

Index Terms– prefix adder, CSLA, delay, Carry Operator, area-efficient.

I. INTRODUCTION

In Digital Computer Design adder is an important component and it is used in multiple blocks of its architecture. In many Computers and in various classes of processor specialization, adders are not only used in Arithmetic Logic Units [6], but also used to calculate addresses and table indices. There exist multiple algorithms to carry on addition operation ranging from simple Ripple Carry Adders to complex CLA.

The basic operations involved in any Digital Signal Processing systems are Multiplication, Addition and Accumulation. Addition is an indispensable operation in any Digital, DSP or control system. Therefore fast and accurate operation of digital system depends on the performance of adders [6]. Hence improving the performance of adder is the main area of research in VLSI system design. Over the last decade many different adder architectures were studied and proposed to speed up the binary additions. The details of Ripple Carry Adder and Carry Select Adder are discussed in section II, and the implementation of proposed system is described in section III. The performance and simulation results were presented and discussed in section IV.

Manuscript received on February, 2013.

Chakali Pakkiraiah, Electronics and Communication Engineering, Sree Vidyaniketan Engineering College, Tirupati, India.

Madhu Kumar Patnala, Electronics and Communication Engineering, Sree Vidyaniketan Engineering College, Tirupati, India.

II. CARRY SELECT ADDER (CSLA)

In Electronics, carry-select adder is a particular way to implement an adder. It is a logic element that computes the sum of two n-bit numbers. The carry-select adder generally composes of two ripple carry adders [10] and a multiplexer.

Ripple Carry Adder

The Ripple Carry Adder is used to compute addition of two N-bit numbers. It consists of N full adders to add N-bit numbers. From the second full adder, carry input of every full adder is the carry output of its previous full adder. This kind of adder is typically known as Ripple Carry Adder because carry ripples to next full adder. The layout [12] of Ripple Carry Adder is simple, which allows fast design time. The Ripple Carry Adder [9] is slowest among all the adders because every full adder must wait till the previous full adder generates the carry bit for its input. The 3-bit RCA is shown in Figure 1. Theoretically the Ripple Carry Adder has delay of $o(n)$ and area of $o(n)$.




Figure 1. 3-bit Ripple Carry Adder

Multiplexer

Multiplexer is a combinational circuit which has many inputs and single output. Depending on the select input combination the content on one of the selected input line is transferred on to the output line. It is also widely known as many to one circuit, data selector and universal parallel to serial converter. The 6:3 Multiplexer is shown in Figure 2.




Figure 2.6:3 multiplexer

Carry Select Adder

The Carry Select Adder [3] consists of dual Ripple Carry Adders and a multiplexer. The modified CSLA [1] is shown in Figure 3. In this diagram the addition of two 16-bit numbers is done with two RCAs [7] of $c_{in}=0$ and $c_{in}=1$. After the calculation for two cases of carry, the correct sum as well as correct carry is selected by using multiplexer once the correct carry is known.




Figure 3. Modified CSLA.

There are two types of Carry Select Adders one is uniform and another one is variable carry select adder [4]. In uniform Carry Select Adder each block size is fixed in all stages, but in variable Carry Select Adder block size is variable. The delay at c_{in} input stage can be reduced using variable type of CSLA [2]. Theoretically delay and area of Carry Select Adder are $o(\sqrt{n})$ and $o(2n)$ respectively.

III. PROPOSED CSLA

Parallel prefix adders

The parallel prefix adders [11] are more flexible and are used to speed up the binary additions. Parallel prefix adders [14] are obtained from Carry Look Ahead (CLA) structure. We use tree structure form to increase the speed [13] of arithmetic operation. Parallel prefix adders are fastest adders and these are used for high performance arithmetic circuits in industries. The construction of parallel prefix adder [5] involves three stages

1. Pre- processing stage
2. Carry generation network
3. Post processing

Pre-processing stage

In this stage we compute, generate and propagate signals to each pair of inputs A and B. These signals are given by the logic equations 1&2:

$$P_i = A_i \text{ xor } B_i \dots\dots\dots (1)$$

$$G_i = A_i \text{ and } B_i \dots\dots\dots (2)$$

Carry generation network

In this stage we compute carries corresponding to each bit. Execution of these operations is carried out in parallel [5]. After the computation of carries in parallel they are segmented into smaller pieces. It uses carry propagate and generate as intermediate signals which are given by the logic equations 3&4:

$$CP_{i:j} = P_{i:k+1} \text{ and } P_{k:j} \dots\dots\dots (3)$$

$$CG_{i:j} = G_{i:k+1} \text{ or } (P_{i:k+1} \text{ and } G_{k:j}) \dots\dots\dots (4)$$




Figure 4. Carry operator

The operations involved in this figure are given as:

$$CP_0 = P_i \text{ and } P_j \dots\dots\dots (3(i))$$

$$CG_0 = (P_i \text{ and } G_j) \text{ or } G_i \dots\dots\dots (3(ii))$$

Post processing

This is the final step to compute the summation of input bits. It is common for all adders and the sum bits are computed by logic equation 5&6:

$$C_{i-1} = (P_i \text{ and } C_{in}) \text{ or } G_i \dots\dots\dots (4)$$

$$S_i = P_i \text{ xor } C_{i-1} \dots\dots\dots (5)$$

Kogge-Stone (KS) adder

Kogge-stone adder is a parallel prefix form of Carry Look-ahead Adder. Kogge-Stone adder [14] can be represented as a parallel prefix graph consisting of carry operator nodes. The time required to generate carry signals in this prefix adder is $o(\log n)$. It is the fastest adder with focus on design time and is the common choice for high performance adders in industry. The Kogge-Stone adder concept was developed by Peter M. Kogge and Harold S. Stone [14], which was published in 1973. The better performance of Kogge-Stone adder is because of its minimum logic depth and bounded fan-out. On the other side it occupies large silicon area. The construction of 2, 3, 4, 5-bit Kogge-Stone adder are shown below.




Figure 5. 2-bit KS Adder






Figure 6. 3-bit KS Adder




Figure 7. 4-bit KS Adder




Figure 8. 5-bit KS Adder

Figure 9 shows the structure of modified CSLA.

The modification is done by replacing 2, 3, 4, 5-bit RCAs with 2, 3, 4, 5-bit Kogge-Stone adders.




Figure 9. Modified 16-bit KS CSLA.

IV. SIMULATION RESULTS AND COMPARISONS

Various adders were designed using Verilog language in Xilinx ISE Navigator 10.1 and all the simulations are performed using Xilinx ISE simulator. The performance of proposed CSLA is analyzed and compared against the conventional CSLA designs. In this proposed CSLA architecture, the implementation code for 2, 3, 4, 5-bit Kogge-Stone adders were developed and corresponding values of logic and route delay were tracked. These values are compared to 2, 3, 4, 5-bit Ripple Carry Adders logic and route delay. Table 1 shows the comparison of CSLA with Ripple Carry Adders and CSLA with Kogge-Stone adders in terms of logic and route delay. The simulated output of 16-bit proposed CSLA is shown in Figure 10.

Table 1. Logic and Route delay values of proposed CSLA and conventional CSLA.

Adder type		Logic Delay (ns)	Route delay	Total delay
Ripple carry adder	2-bit	5.499	1.338	6.837
	3-bit	6.111	1.787	7.898
	4-bit	6.723	2.236	8.959
	5-bit	7.335	2.685	10.020
	Modified CSLA	11.619	5.862	17.481
Kogge-Stone adder	2-bit	5.165	0.96	6.125
	3-bit	5.499	1.395	6.894
	4-bit	6.111	1.9	8.011
	5-bit	6.723	2.311	9.034
	Modified CSLA	9.171	4.407	13.578




Figure 10. Simulated Output of 16-bit KS CSLA.

The comparison between 2, 3, 4, 5-bit, proposed and conventional CSLA are shown in Figure 11 in terms of logic and route delay values.




Figure 11. Delay (logic and route) comparison between different adders.

The comparison between proposed and conventional CSLA in terms of total delay is shown in Figure 12.




Figure 12. Total delay values of different adders.

V. CONCLUSION

A new approach is proposed in this paper to reduce the delay of SQR CSLA. The replacement of prefix adders in place of Ripple Carry Adders offers great advantage in the reduction of delay. The compared result shows that the proposed CSLA greatly reduces delay. The proposed CSLA architecture is therefore, faster because of less delay and area efficient for VLSI hardware implementations. It would be interesting to investigate the design of the proposed 128-b SQR CSLA.

ACKNOWLEDGEMENT

C. Pakkiraiah would like to thank Mr. P. Madhu Kumar, Assistant professor (senior grade) ECE Department who had been guiding throughout the project and supporting me in giving technical ideas about the paper and motivating me to complete the work efficiently and successfully.

REFERENCES

1. B. Ramkumar, Harish M Kittur, "Low -Power and Area-Efficient Carry Select Adder", IEEE transaction on very large scale integration (VLSI) systems, vol.20, no.2, pp.371-375, Feb 2012.
2. Kuldeep Rawat, Tarek Darwish. and Magdy Bayoumi, "A low power and reduced area Carry Select Adder", 45th Midwest Symposium on Circuits and Systems, vol.1, pp. 467-470, March 2002.
3. O. J. Bedrij, "Carry-Select Adder", IRE transactions on Electronics Computers, vol.EC-11, pp. 340-346, June 1962.
4. Youngjoon Kim and Lee-Sup Kim, "64-bit carry-select adder with reduced area", Electronics Letters, vol.37, issue 10, pp.614-615, May 2001.
5. Y. Choi, "Parallel Prefix Adder Design," Proc. 17th IEEE Symposium on Computer Arithmetic, pp 90-98, 27th June 2005.
6. J. M. Rabaey, "Digital Integrated Circuits- A Design Perspective", New Jersey, Prentice-Hall, 2001..
7. T.-Y. Chang and M.-J. Hsiao, "Carry-Select Adder using single Ripple-Carry Adder", Electronics letters, vol.34, pp.2101-2103, October 1998.
8. Youngjoon Kim and Lee-Sup Kim, "A low power carry select adder with reduced area", IEEE International Symposium on Circuits and Systems, vol.4, pp.218-221, May 2001.

9. Behnam Amelifard, Farzan Fallah and Massoud Pedram, "Closing the gap between Carry Select Adder and Ripple Carry Adder: a new class of low-power high-performance adders", Sixth International Symposium on Quality of Electronic Design, pp.148-152, April 2005.
10. Akhilesh Tyagi, "A Reduced Area Scheme for Carry-Select Adders", IEEE International Conference on Computer design, pp.255-258, Sept 1990
11. M. Snir, "Depth-size trade-offs for parallel prefix computation," in Journal of Algorithms 7, pp.185-201, 1986.
12. Richard P. Brent and H. T. Kung, "A Regular Layout for Parallel Adders", IEEE transactions on Computers, vol.c-31, pp.260-264, March 1982.
13. Belle W.Y.Wei and Clark D.Thompson, "Area-Time Optimal Adder Design", IEEE transactions on Computers, vol.39, pp. 666-675, May 1990.
14. David Jeff Jackson and Sidney Joel Hannah, "Modelling and Comparison of Adder Designs with Verilog HDL", 25th South-eastern Symposium on System Theory, pp.406-410, March 1993.
15. P. Kogge and H. Stone, "A parallel algorithm for the efficient solution of a general class of recurrence relation," IEEE transactions on computers, vol. C-22, no.8, pp.786-793, Aug 1973.

AUTHORS PROFILE



C.Pakkiraiah completed his B.Tech in Electronics and Communication Engineering from Sreenivasa Institute of Technology and management studies, Chittoor, Andhra Pradesh, India in 2009. He is now pursuing his Master of Technology (M.Tech) in VLSI at Sree Vidyanikethan Engineering College, Tirupati, Andhra Pradesh, India. His interest includes Digital Design, ASIC Design, and VLSI Testing.



Mr. P. Madhu Kumar, M.Tech., is currently working as an Assistant Professor (Senior grade) in ECE department of Sree Vidyanikethan Engineering College, Tirupati. His research areas are Embedded System Design and Digital Signal Processors.