

High Performance and Low-Power Full Adder

Mohammad Hassan Chamansara, Ayat Akbari, Hassan Taheri, Abdolhamid Sohrabi

Abstract— Full adders (FAs) are essential for digital circuits including microprocessors, digital signal processors, and microcontrollers. Both the power consumption and the reliability of FAs are crucial as they directly affect: arithmetic logic units, floating-point units, as well as memory address calculations. This paper studies the effect threshold voltage (V_{TH}) variations play on the reliability of a classical 28-transistor FA, and shows that reliability can be enhanced without increasing the occupied area, and while also reducing power consumption. An enabling transistor sizing scheme is used to improve on reliability without increasing power consumption (as reducing and limiting currents). The proposed FA in 16nm predictive technology model (PTM) is significantly more reliable (six orders of magnitude in case of C_{out} , and three orders of magnitude in case of Sum at 10% input variations) and dissipates $38\times$ less than a classical FA, while being $6\times$ slower.

Index Terms— Full adder, CMOS, power, energy, reliability.

I. INTRODUCTION

Addition is the most common arithmetic operation used in a wide variety of digital applications. FAs are used in many arithmetic operations, and are crucial in arithmetic and floating-point units. They are also used extensively in cache and memory address calculations. The increasing demand for mobile electronic gadgets such as portable computers, cellular phones, and PDA's has raised the challenge for power-efficient circuits. Since FA cells usually lie in a critical path that determine the system overall performance, designing faster and low-power FAs was the driving force behind many results reported during the last decade [1]–[4]. The main objective of such designs has been to create faster FAs while also reducing their power consumption. For several decades increasing the performance by reducing the propagation delay was the main design objective of the VLSI community. During this time, the FA's performance and power consumption have also improved significantly due to the relentless scaling of CMOS devices. CMOS scaling was always used to implement faster, smaller and cheaper applications, which were optimized to work close to the minimum-delay operating point. However, with the massive scaling of the CMOS devices, both leakage and dynamic currents have been increasing exponentially.

Manuscript received November 15, 2013.

Mohammad Hasan Chamansara, Electronic engineering Department, Bushehr Branch Islamic Azad University, Bushehr, Iran.

Ayat Akbari, Technical and vocational university, Bushehr Branch, Bushehr, Iran.

Hassan Taheri, Electronic engineering Department, Bushehr Branch Islamic Azad University, Bushehr, Iran.

Abdolhamid Sohrabi, Electronic engineering Department, Bushehr Branch Islamic Azad University, Bushehr, Iran.

At the same time, with the explosion of battery-operated mobile applications (e.g., laptops, cell phones, etc.) during the last decade, energy efficiency became a stringent design objective, and is rapidly replacing the propagation delay as the main design objective.

Moreover, the scaling of the CMOS transistors deeper into the nanometer range introduces larger and larger parameter fluctuations/variations [5]–[7]. This leads to device-to device fluctuations in key parameters, including the threshold voltage (V_{TH}), and drastically reduces the available reliability margins. However, most of the FA designs assumed that the circuits are implemented using reliable enough gates/devices. Therefore, reliability was not considered as one of the FAs' optimization criteria. It is only lately that the reliability of FAs has started to attract attention [8]–[12]. However, these papers have tried to evaluate and compare the reliability of exiting FAs without taking into account power and performance. In this paper a new transistor sizing scheme is used for improving the reliability of the classical 28-transistor CMOS FA (28T-FA) shown in Fig. 1. The proposed scheme improves reliability (by reducing the effects of V_{TH} variations), and reduces dynamic power (by reducing and limiting the switching currents). The paper is organized as follows. Section II explains the reversed-sized scheme, followed by reliability and power simulation results in Section III. Conclusion remarks are presented in Section IV.

II. THE EFFECTS OF V_{TH} VARIATIONS

One of the fundamental limitations of the bulk MOSFETs is the accuracy of reproducing V_{TH} over the large number of transistors in a chip. One major reason is the random fluctuations of both the number of dopants and of their physical locations. Simulation results in [14] suggested that V_{TH} variations could be approximated by a Gaussian distribution with standard deviation:




Fig. 1. 28T-FA: (a) Classical CMOS sizing as W/L (top, in red), and reversed-sized as W/L (bottom, in blue).

$$\sigma \approx \frac{t_{ox} \times N_A^{0.4}}{\sqrt{L_{eff} \times W_{eff}}}, \quad (1)$$

where t_{ox} is the oxide thickness, N_A is the channel doping, L_{eff} is the effective channel length ($L_{eff} = L \times a$), W is the effective channel width ($W_{eff} = W \times a$), and a is the technology size. It is clear from eq. (1) that σ is inversely proportional to W and L . Therefore increasing a transistor's area (by increasing W and/or L) will reduce σ , and consequently improves the transistor's switching reliability. In [15] we used σ to calculate the switching probability of failure of the nMOS and pMOS transistors. Fig. 2 shows the probability of failure (PF) of the nMOS (PF_{nMOS}) and pMOS (PF_{pMOS}) transistors when $L = 1$ and $W = 2$ in 16nm Predictive Technology Model (PTM v2.1, metal gate, high- k , and strained-Si) [19], [20], as a function of the input voltage variations. It shows that the probability of failure of the CMOS transistors depends on the transistor type (i.e., nMOS or pMOS), the applied logic at the gate terminal (i.e., logic high HI or low LO), as well as the input voltage variations (related to the noise margins). It also shows that PF_{nMOS} is considerably higher than PF_{pMOS} . Therefore, in order to improve the reliability of the 28T-FA one has to start by improving the reliability of the nMOS transistors first of all.

III. A NEW SIZING SCHEME

For classical CMOS, the maximum drive current when a transistor is switched "ON" is given by:

$$I_{ON} \propto \frac{W_{eff}}{L_{eff}} \times \mu^* \times C_{ox} \times (V_{DD} - V_{TH})^2, \quad (2)$$

where C_{ox} is the oxide capacitance (per unit of area), and μ^* is the carrier effective mobility. The simplest and the most obvious way to reduce I_{ON} (and the associate dynamic power) is to reduce V_{DD} . As a result, low-power FA designs operating in sub- V_{TH} have been proposed [2], [4]. However, operating in sub- V_{TH} raises two major concerns. First, reducing V_{DD} reduces I_{ON} , which in turn degrades performance. Second, reducing V_{DD} diminishes reliability [16]–[18] as amplifying the effects of V_{TH} variations. To overcome the above disadvantages, a reverse-sized scheme [13] is used in this paper for improving both the reliability and the power consumption of the 28T-FA shown in Fig. 1. For several decades, maximizing performance has been the main objective for VLSI designers. Therefore, they routinely adjusted the sizing of the nMOS and the pMOS transistors not only to maintain the same I_{ON} current when either the pull-up (I_{up}) or the pull-down (I_{down}) stacks are switched „ON“, but also for minimizing delays. One aim of transistor sizing is to balance the rise and fall times. In order to maximize performance while balancing the I_{up} and I_{down} currents, VLSI designers routinely set the length on the nMOS and pMOS transistors to minimum ($L_{nMOS} = L_{pMOS} = min$) to minimize resistance and gate's capacitance, and set $W_{nMOS} = 2 \times L_{nMOS}$. W_{pMOS} was then adjusted (increased) based on the particular gate's topology such that $I_{up} = I_{down}$. This is needed in order to compensate for the difference in mobility between the holes (in case of the pMOS transistors) and the electrons (in case of the nMOS ones). As mentioned in Section II, increasing W_{pMOS} does improve the reliability of the pMOS transistors. However, this does not affect the reliability of the 28T-FA as the pMOS transistors are already more reliable than the nMOS ones (as shown in Fig. 2).

Therefore, using this classical sizing scheme, improving the nMOS reliability by increasing W_{nMOS} cannot be done without making W_{pMOS} even larger. Such an approach would not only increase area but also power consumption, and clearly follows the widespread misconception that better reliability has to be traded off for larger areas and higher power consumptions. To overcome the constraints imposed by the classical CMOS sizing, we have proposed a reverse-sized scheme in [13]. The aim of the reverse-sized scheme is to improve the reliability of the nMOS transistors by making their areas larger than the areas of the corresponding pMOS transistors, while also reducing the dynamic power dissipation by reducing/limiting I_{ON} . The reverse-sized scheme relies on the fact that changing the transistor's W and L dimensions does not only affect its reliability (see eq. (1)), but also the I_{ON} current (see eq. (2)). Therefore, the reverse-sized method reduces W_{nMOS} and W_{pMOS} to minimum ($W_{nMOS} = W_{pMOS} = min$) in order to limit I_{ON} . At the same time, it increases L_{nMOS} to compensate for difference in mobility between the electrons and the holes. This is exactly the opposite of keeping L_{nMOS} and L_{pMOS} minimum and increasing W_{pMOS} to compensate for the slower mobility of the holes.

A common objective of the classical and reverse-sized schemes is to balance the rise and fall times by properly sizing the transistors. This depends on the transistor type, and on how the transistors are connected together (i.e., gate's topology). Transistors connected in series should be sized differently than transistors connected in parallel. Fig. (1) shows the 28T-FA with classical sizing (in red) and reverse sized (in blue) for each transistor. It can be seen that for classical sizing the channel length for all the transistors was kept minimum ($L = 1$), while the channel width was set based on the transistor's type and its location in the circuit (the channel width being adjusted based on the number of transistors connected in series/parallel). Therefore, when two transistors are connected in series, the channel width is set to $W_{nMOS} = 2$, while the channel width is increased to 3 when three transistors are connected in series. Additionally, to compensate for the slower mobility of the holes we have assumed that $\mu^*_{nMOS} / \mu^*_{pMOS} = 2$ (while exact values can be determined using Spice). Consequently, to match I_{up} with I_{down} the channel width of the pMOS transistors was adjusted such that $W_{pMOS} / L_{pMOS} = 2 \times W_{nMOS} / L_{nMOS}$. In case of the reverse-sized scheme, the design starts by setting the channel width for all the transistors to minimum ($W = 1$). The channel length of the pMOS transistors is then adjusted to maintain the same I_{up} current (regardless of the number of transistors connected in series/parallel). Therefore, we set $L_{pMOS} = 3$ when two transistors are connected in series, and $L_{pMOS} = 2$ if three transistors are serially connected (see green transistors in Fig. 1). The channel length of the nMOS transistors is adjusted using the same approach for matching I_{up} with I_{down} (for the worst case combination).

IV. SIMULATION RESULTS

Simulations were used to analyze and compare the reliability as well as the power consumption of the classical and the reverse-sized 28T-FA in 16nm PTM. GREDA (Gate Reliability EDA) tool [15], [21] was used to calculate the effect of V_{TH} variations on the reliability of the 28T-FA starting from the reliability of the individual transistors. Fig. 2 shows that when the nMOS and pMOS transistors have the same area, PF_{pMOS} is lower than PF_{nMOS} . In case of classical sizing, Fig. 3 shows that increasing the channel width of the pMOS transistors to compensate for the slower mobility of the holes, increases the transistor area and reduces its probability of failure even lower (compare Fig. 2 with Fig. 3). On the other hand, when the reverse-sized scheme is used, increasing the channel length of the nMOS transistors increases their area, hence improves their probability of failure, which starts to match that of the pMOS transistors (as shown in Fig. 4). A second experiment compares the probability of failure of the classical and the reverse-sized 28T-FA (Fig. 1). Fig. 5 shows that using the reverse-sized scheme significantly reduces the PF of the 28T-FA. For example, at 10% input variations the PF of the *Sum* signal is reduced by 3 orders of magnitude (i.e., from $6.12E-06$ in case of classical sizing to $6.17E-09$ in case of reverse-sized). At the same time, the PF of the *Count* signal is reduced from $8.17E-06$ to $2.33E-12$, i.e., by more than six orders of magnitude. The last experiment reports power and delay when using the reverse-sized scheme, and compares these to those obtained by the classical CMOS sizing scheme. NG-Spice (ver. 22) was used to calculate the power, delay, and PDP for the two 28T-FAs. The simulations were done for 16nm PTM v2.1 at 27°C and nominal VDD (700mV) \pm 200mV (see Table I). It shows that the reverse-sized scheme at nominal VDD is able to reduce power consumption by 11.3 \times , while increasing delay by 8.7 \times and reducing PDP by 30%. Using the reverse-sized 28T-FA at 900mV reduces both power and PDP by 38.8 \times and 6.3 \times respectively, while increasing the delay by 6.2 \times . The idea of increasing VDD goes against the normal trends, but is able to significantly improve on reliability as alleviates the effects of V_{TH} variations (as presented in [12]).

TABLE I. POWER, DELAY, AND PDP MEASUREMENTS

| | Classical | | | Reversed | | |
|-------|-----------|----------|----------|----------|----------|----------|
| | 500mV | 700mV | 900mV | 500mV | 700mV | 900mV |
| Power | 3.77E-08 | 1.53E-07 | 1.02E-06 | 5.83E-09 | 1.35E-08 | 2.63E-08 |
| Delay | 7.99E-11 | 3.11E-11 | 2.15E-11 | 1.43E-09 | 2.73E-10 | 1.34E-10 |
| PDP | 3.02E-18 | 4.75E-18 | 2.20E-17 | 8.35E-18 | 3.69E-18 | 3.52E-18 |




Fig. 3. Probability of failure of 16nm transistors in case of classical sizing: (a) nMOS = 2/1, pMOS = 4/1; (b) nMOS = 3/1, pMOS = 6/1.




Fig. 4. Probability of failure of 16nm transistors when reverse-sized: (a) nMOS = 1/4, pMOS = 1/2; (b) nMOS = 1/6, pMOS = 1/3.




Fig. 5. Probability of failure for 16nm classical and reverse-sized 28T-FAs: (a) Sum signal; (b) Carry-out signal.

V.CONCLUSIONS

This paper has used a recently introduced reverse-sized scheme to improve on the reliability of the classical 28T-FA (by reducing the effects of VTH variations on the nMOS transistors), while simultaneously reducing both power and PDP (by reducing/limiting the switching currents). Simulation results confirm that the reverse-sized scheme can significantly improve the reliability of the 28T-FA (by orders of magnitude), while reducing both the power consumption and the PDP, maintaining roughly the same area, and only slightly degrading performances.

REFERENCES

1. M. Alioto, and G. Palumbo, "High-speed/low-power mixed full adder chains: Analysis and comparison versus technology," *Proc. ISCAS*, New Orleans, LA USA, May 2007, pp. 2998–3001.
2. S. Aunet, *et al.*, "Multifunction subthreshold gate used for a low power full adder," *Proc. NorChip*, Oslo, Norway, Nov. 2004, pp. 44–47.
3. S. Goel, *et al.*, "Design of robust, energy-efficient full adders for deep-submicrometer design using hybrid-CMOS logic style," *IEEE Trans. VLSI Syst.*, vol. 14, Dec. 2006, pp. 1309–1311.
4. K. Granhaug, and S. Aunet, "Six subthreshold full adder cells characterized in 90nm CMOS technology," *Proc. DDECS*, Prague, Czech Republic, Apr. 2006, pp. 25–30.
5. SIA, *International Technology Roadmap for Semiconductors (ITRS)*, 2009 [Online]. Available at: public.itrs.net [6] H. Iwai, "Roadmap for 22nm and beyond" (invited), *Microelectr. Eng.*, vol. 86, Jul.-Sep. 2009, pp. 1520–1528.
6. C. Millar, *et al.*, "Accurate statistical description of random dop antinduced threshold voltage variability," *IEEE Electr. Dev. Lett.*, vol. 29, Aug. 2008, pp. 946–948.
7. S Purohit *et al.*, "New performance/power/area efficient, reliable full adder design," *Proc. GLSVLSI*, Boston, MA, USA, May 2009, pp. 493–498.
8. T. J. Dysart, and P. M. Kogge, "Analyzing the inherent reliability of moderately sized magnetic and electrostatic QCA circuits via probabilistic transfer matrices," *IEEE Trans. VLSI Syst.*, vol. 17, Apr.

- 2009, pp. 507–516.
9. H. B. Marr, *et al.*, "Increased energy efficiency and reliability of ultralow power arithmetic," *Proc. MWSCAS*, Knoxville, TN, USA, Aug. 2008, pp. 366–369.
10. W. Ibrahim, *et al.*, "On the reliability of majority gates full adders," *IEEE Trans. Nanotech.*, vol. 7, Jan. 2008, pp. 56–67.
11. W. Ibrahim, and V. Beiu, "Threshold voltage variations make full adders reliabilities similar," *IEEE Trans. Nanotech.*, vol. 9, Nov. 2010, pp. 664–667.
12. M. H. Sulteman, V. Beiu, and W. Ibrahim, "Low-power and highly reliable logic gates: Transistor-level optimizations," *Proc. IEEENANO*, Seoul, Korea, Aug. 2010, pp. 254–257.
13. Y. Li, *et al.*, "Large-scale atomistic approach to random-dopantinduced characteristic variability in nanoscale CMOS digital and high-frequency integrated circuits," *Proc. ICCAD*, San Jose, CA, USA, Nov. 2008, pp. 278–285.
14. W. Ibrahim, and V. Beiu, "Using Bayesian networks to accurately calculate the reliability of complementary metal oxide semiconductor gates," *IEEE Trans. Reliab.*, Sep. 2011 (to appear).
15. D. Bol, "Robust and energy-efficient ultra-low-voltage circuit design under timing constraints in 65/45nm CMOS," *J. Low Power Electr. Appl.*, vol. 1, Jan. 2011, pp. 1–19.
16. D. Bol, *et al.*, "Interests and limitations of technology scaling for subthreshold logic," *IEEE Trans. VLSI Syst.*, vol. 17, Oct. 2009, pp. 1508–1519.
17. M. Alioto, "Understanding DC behavior of subthreshold CMOS logic through closed-form analysis," *IEEE Trans. Circ. & Syst. I*, vol. 57, Jul. 2010, pp. 1597–1607.
18. W. Zhao, *et al.* "Predictive technology model for nano-CMOS design exploration," *ACM J. Emerg. Tech.*, vol. 3, Apr. 2007, pp. 1–17.
19. *Predictive Technology Model* [Online]. Available at: ptm.asu.edu
20. W. Ibrahim, and V. Beiu, "A Bayesian-based EDA tool for nanocircuits reliability calculations," *Proc. Nano-Net*, Luzern, Switzerland, Oct. 2009, pp. 276–284.
21. V. Beiu, and W. Ibrahim, "Devices and input vectors are shaping von Neumann multiplexing," *IEEE Trans. Nanotech.*, vol. 10, May 2011, pp. 606–616.

